Skip to main content
Home

Main navigation

  • Home
  • About Us
    • CPPICS Mission - 2030
    • Organizational Structure
    • Timeline
    • CPPICS E-Brochure
    • Gallery
  • People
    • Faculty Members
    • Scientists & Engineers
    • Research Scholars
    • Admin & Laboratory Assistants
    • Alumni
    • Industry Advisory Board
  • R&D
    • Plan and Execution
    • PDK and EPDA
    • PIC and EIC Design
    • Characterization and Testing
    • Packaging and System
  • Research Publications
  • Collaboration
    • Academic
    • Industry
  • Services
    • PIC Design Consultancy
    • Fabrication & Processing
    • Die & Wafer Level Testing
    • Fiber Array Attachment & Packaging
    • Equipment Usage Charges
  • Learning Corner
  • PICS Today News
  • Contact Us
Gallery
  • Demonstrated Devices, Circuits and System
  • Posters & Presentations in International Conferense
  • Conference, Workshop and Meeting Participation
  • Lab Outings and Celebrations

Photonic wire waveguide

Si microring resonator

Grating coupler

DBR with one side modulation

SOI curved grating coupler

Tapered SWG waveguide

SOI microring resonator

DBR with double side modulation

Fully etched SOI grating coupler

SiN curved grating Coupler

Cross-section of SiN wire waveguide

Perspective view of the VHS Power Splitter connecting SiN to AlN, Si layers, while functioning as a 3 dB power splitter.

Confocal microscopic image of the 14 power splitter implemented using cascaded 12 MZIs driven by diode-assisted microheaters. The diode array is located near the bondpad array, and each diode is connected in series with the corresponding metal microheater. (b) The chip is electrically packaged with a custom-designed DC printed circuit board (PCB) and mounted on a thermo-electric cooler (TEC) for precise temperature control during operation.

Artistic schematic representation of a 3D-PIC using the proposed OTVs

3D perspective view of the proposed optical tunnel vias (OTVs)

Process layout of a three-stack (SOI/SiN/AlN) photonic integrated circuit integrating optical tunnel vias (OTV1 and OTV2), shown up to the second metal (M2) layer: (a) lateral view; and (b) cross-sectional view.

Schematic representation of three-layer waveguide (Si/SiN/AlN) stacking for theoretical investigation of cross-talks: (a) Cross-sectional view; and (b) 3D view.

(a) PN Diode connected to the bondpads, (b) 12 MZI integrated with microheaters in both the balanced arms, and (c) 14 MZI-based programmable power splitter, consisting of three cascaded 12 MZIs with integrated DAMs.

(a) Schematic of 12 MZI integrated with the proposed DAMs. (b) Confocal microscope image of the fabricated device, highlighting the DAM placement and bondpad connections. (c) Measured transmission vs. voltage for MZI 2.

Sarad - ECIO-2026, Switzerland

Riddhi - ECIO-2026, Switzerland

Anjana - ECIO-2026, Switzerland

Sarad - Poster Presentation in ECIO-2026, Switzerland

Riddhi - Poster Presentation in ECIO-2026, Switzerland

Anjana - Poster Presentation in ECIO-2026, Switzerland


Ram & Yash Poster Presentation in ECIO-2026, UAE

Ram - Poster Presentation in ECIO-2026, UAE

Yash - Poster Presentation in ECIO-2026, UAE

Piyush - ECIO-2026, Switzerland

IIT Delhi, Abu Dhabi - Feb 2026

IPC 2025, Singapore

IPC 2025, Singapore

IPC 2025, Singapore

Sarad - IPC 2025, Singapore

Anushka - IPC 2025, Singapore

Arnab

SCI-2025, Bengaluru

NCC 2025, IIT Delhi

  • Home
  • Mission & Vision
  • Research Area
  • People
  • Collaboration
  • News
  • Contact Us
  • MeitY
  • IIT Madras
  • CNNP
  • IO Lab
  • Dept. of Electrical Engineering
  • ICSR

youtube-play
  
G309TVrHDolhn7clzlDbs9ebeVhtcszqBIYLqzH6Uv8=.html